$\hat{z}_{i,j}$ 

÷.

### **REMARKS**

Claims 33, 34, 37, 42, 43, 46, 48, 50, 53, 55, 56 and 60 have been amended, claims 62-69 have been added and claims 1-32 have been canceled. Claims 33-69 are pending in the application. Examination of the pending claims is requested.

This application is a divisional application of U.S. Patent Application Serial No. 09/652,550 and is being filed responsive to a restriction requirement therein. Accordingly, claims 1-32 have been canceled without prejudice. Claims 33-69 remain in the application for consideration.

The amendments to claims 33, 34, 37, 42, 43, 46, 48, 50, 53, 55, 56 and 60 address minor informalities noted during review, however, these amendments do not alter the scope of the claims. No new matter is added by the amendments to claims 33, 34, 37, 42, 43, 46, 48, 50, 53, 55, 56 and 60.

New claims 62-69 are supported at least by text appearing at p. 6, line 18 through p. 14, line 5 of the application as originally filed. No new matter is added by new claims 62-69. New claims 62-69 distinguish over the art of record and are allowable.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page(s) are captioned "Version with markings to show changes made."

This application is believed to be in condition for allowance and action to that end is requested. The Examiner is requested to telephone the undersigned in the event that the next office action is one other than a Notice

TOBOY THOSOY

of Allowance. The undersigned is available during normal business hours (Pacific Time Zone).

Respectfully submitted,

Dated: NOV.8, ZOVI

By: \_\_\_\_\_

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138

## Version with markings to show changes made.

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No	09/652,550
Priority Filing Date	August 31, 2000
Inventor	Keiji Jono et al.
AssigneeMicron Technology, Inc. and KI	MT Semiconductor, LTD
Priority Group Art Unit	
Priority Examiner	
Attorney's Docket No	KM1-003
Title: Methods of Forming an Isolation Trench in a Semiconductor, Methods	
of Forming an Isolation Trench in a Surface of a Silicon Wafer, Methods	
of Forming an Isolation Trench-Isolated Tra	nsistor, Trench-Isolated
Transistor, Trench Isolation Structures Formed in a Semiconductor,	
Memory Cells and DRAMS	

# 37 CFR §1.121(b)(1)(iii) AND 37 CFR §1.121(c)(1)(ii) FILING REQUIREMENTS TO ACCOMPANY PRELIMINARY AMENDMENT

Deletions are bracketed, additions are underlined.

# In the Specification

At page 1, after the title insert:

## **CROSS REFERENCE TO RELATED APPLICATION**

This patent application is a Divisional Application of U.S. Patent Application Serial No. 09/652,550, filed August 31, 2000, entitled "Methods of Forming an Isolation Trench in a Semiconductor, Methods of Forming an Isolation Trench in a Surface of a Silicon Wafer, Methods of Forming an Isolation Trench in a Surface of a Silicon Wafer, Methods of Forming an Isolation Trench-Isolated Transistor, Trench-Isolated Transistor, Trench-Isolated Transistor, Trench Isolation Structures Formed in a Semiconductor, Memory Cells and DRAMS," naming Keiji Jono, Hirokazu Ueda and Hiroyuki Watanabe as inventors.

## In the Claims

33. (Amended) A trench-isolated transistor comprising:

first and second isolation trenches each disposed on a respective side of a portion of silicon, the first and second isolation trenches each comprising:

a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle;

a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at [an] <u>a second</u> angle with respect to the surface that is greater than the first angle; and

a dielectric material filling the first and second isolation trench portions, the transistor further comprising:

a gate extending across the silicon portion from the first isolation trench to the second isolation trench; and

source and drain regions extending between the first and second isolation trench portions and across the silicon portion, the source region being disposed adjacent one side of the gate and the drain region being disposed adjacent another side of the gate that is opposed to the one side.

- 34. (Amended) The trench-isolated transistor of claim 33, wherein <u>at</u>

  <u>least some of the first [isolation trench portion comprises a] sidewall [at least some of which] forms a substantially straight linear segment.</u>
- 37. (Amended) The trench-isolated transistor of claim 33, wherein the [first isolation trench portion has a] first depth [of] is between five and fifty percent of a total trench depth.

42. (Amended) A trench isolation structure formed in a semiconductor comprising:

a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle;

a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at [an] <u>a</u> second angle with respect to the surface that is greater than the first angle; and

a dielectric material filling the first and second isolation trench portions.

- 43. (Amended) The trench isolation structure of claim 42, wherein at least some of the first isolation trench portion [comprises a sidewall at least some of which] forms a substantially straight linear segment.
- 46. (Amended) The trench isolation structure of claim 42, wherein the [first isolation trench portion has a] first depth [of] is between five and fifty percent of a total trench depth.

48. (Amended) A memory cell including:

a capacitor;

a trench-isolated transistor having a gate, a drain and a source, the source being coupled to one terminal of the capacitor, the trench-isolated transistor including:

first and second isolation trenches each disposed on a respective side of a portion of silicon, the first and second isolation trenches each comprising:

a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle;

a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at [an] <u>a second</u> angle with respect to the surface that is greater than the first angle; and

a dielectric material filling the first and second isolation trench portions;

the transistor further comprising:

a gate extending across the silicon portion from the first isolation trench to the second isolation trench; and

source and drain regions extending between the first and second isolation trench portions and across the silicon portion, the source region being disposed adjacent one side of the gate and the drain

region being disposed adjacent another side of the gate that is opposed to the one side;

the memory cell further including:

- a bitline coupled to the drain; and
- a wordline coupled to the gate.
- 50. (Amended) The memory cell of claim 48, wherein at least some of the first [isolation trench portion comprises a] sidewall [at least some of which] forms a substantially straight linear segment.
- 53. (Amended) The memory cell of claim 48, wherein the [first isolation trench portion has a] first depth [of] is between five and fifty percent of a total trench depth.

## 55. (Amended) A DRAM comprising:

address decoding circuitry;

a group of bitlines coupled to the address decoding circuitry and extending in a first direction;

a group of wordlines coupled to the address decoding circuitry and extending in a second direction, each wordline in the group of wordlines intersecting each of the bitlines in the group of bitlines once at an intersection:

a plurality of memory cells each disposed at one of the intersections, each memory cell comprising:

a capacitor;

a trench-isolated transistor having a gate, a drain and a source, the source being coupled to one terminal of the capacitor, the trench-isolated transistor including:

first and second isolation trenches each disposed on a respective side of a portion of silicon, the first and second isolation trenches each comprising:

a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle;

a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at [an] <u>a second</u> angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and second isolation trench portions;

the transistor further comprising:

a gate extending across the silicon portion from the first isolation trench to the second isolation trench; and

source and drain regions extending between the first and second isolation trench portions and across the silicon portion, the source region being disposed adjacent one side of the gate and the drain region being disposed adjacent another side of the gate that is opposed to the one side;

each memory cell further including:

one bitline of the group of bitlines coupled to the drain; and one wordline of the group of wordlines coupled to the gate.

- 56. (Amended) The DRAM of claim 55, wherein at least some of the first [isolation trench portion comprises a] sidewall [at least some of which] forms a substantially straight linear segment.
- 60. (Amended) The DRAM of claim 55, wherein the [first isolation trench portion has a] first depth [of] is between five and fifty percent of a total trench depth.

Claims 1-32 have been canceled and claims 62-69 have been added.

## **END OF DOCUMENT**